74HC574D

IC FLIP FLOP OCTAL, high-speed Si-gate CMOS devices, low power Schottky TTL (LSTTL)

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.16~0.18 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.16~0.18

PartNumber:: 74HC574D

Brand:: NXP Semiconductors - nxp | Pack: SOP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Toby's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-03-13

From Other Seller

Part Number:74HC574D
US $0.16 - 0.18
AT45DB161B-TU

US $1.00 - 2.00 / Piece
(0) Remove
6A10

US $0.06 - 0.10 / Piece
(0) Remove
Quantity:

piece

Product Summary

The 74HC574D is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A. The 74HC574D is octal D-type flip-flops featuring separate D-type inputs for each flip-flop and non-inverting 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition. When OE is LOW, the contents of the 8 flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. The “574” is functionally identical to the “564”, but has non-inverting outputs. The “574” is functionally identical to the “374”, but has a different pinning.

Parametrics

Absolute maximum ratings:(1)propagation delay CP to Qn CL = 15 pF; VCC=5V, tPHL/ tPLH: 14ns; (2)maximum clock frequency, fmax: 123MHz; (3)input capacitance, CI: 3.5pF; (4)power dissipation capacitance per flip-flop notes 1 and 2, CPD: 22pF.

Features

Features: (1)3-state non-inverting outputs for bus oriented applications; (2)8-bit positive edge-triggered register; (3)Common 3-state output enable input; (4)Independent register and 3-state buffer operation; (5)Output capability: bus driver; (6)ICC category: MSI.